Mechanism · Hardware performance throttling and licensing
Sources
On this page
- BH. Ma et al. (2026). Hardware Mechanisms to Dynamically Throttle AI Performance. arXiv. Source recordSupports: microarchitectural throttling knobs, threat model, simulation setup and results, limitations · Abstract; §3-§6
- BG. Kulp et al. (2024). Hardware-Enabled Governance Mechanisms: Developing Technical Solutions to Exempt Items Otherwise Classified Under Export Control Classification Numbers 3A090 and 4A090. RAND Corporation. Source recordSupports: offline licensing design and example, existing clock throttling, threat actors, anti-tamper limits · pp. viii-ix, 19-27
- BA. O'Gara et al. (2025). Hardware-Enabled Mechanisms for Verifying Responsible AI Development. arXiv. Source recordSupports: licenses as keys for a set amount of work, throttling actions, meters, Intel On Demand, open questions · §2.5, §2.5.2, §2.5.4
- BO. Aarne et al. (2024). Secure, Governable Chips: Using On-Chip Mechanisms to Manage National Security Risks from AI & Advanced Computing. Center for a New American Security. Source recordSupports: operating licenses in a hardened security module; effort estimate for adequate hardware security · Key findings
- BJ. Petrie et al. (2025). Flexible Hardware-Enabled Guarantees for AI Compute. arXiv. Source recordSupports: guarantee processor blocking operations above a threshold · Executive Summary
- BJ. Petrie & O. Aarne (2025). Technical Options for Flexible Hardware-Enabled Guarantees. arXiv. Source recordSupports: periodic licenses with minimum version; multi-party update approval · section on updates
- BJ. Petrie (2025). Embedded Off-Switches for AI Compute. arXiv. Source recordSupports: embedded off-switch design, threat actors, per-block transistor and area estimates, redundancy against invasive edits; no built hardware · Abstract; threat model; overhead and attack sections
- BJ. Petrie (2025). JamesPetrie/off-switch (GitHub repository). GitHub. Source recordSupports: SystemVerilog proof of concept gating an example Int8 adder in simulation; signature-check cycle counts and omitted production features (README) · README
- BD. Reber Jr. (2025). No Backdoors. No Kill Switches. No Spyware.. NVIDIA Blog. Source recordSupports: NVIDIA's stated position that its GPUs do not and should not have kill switches, and its distinction for optional user-controlled features · blog post