Tamper evidence for verification hardware uses enclosures, seals and sensors to make physical interference visible, or to destroy the hardware's secrets when it happens.
The devices, such as network taps, gateways and recomputation servers, would sit in facilities the checked party controls. The tamper-respondent IBM 4765 module was validated at FIPS 140-2 Level 4. Nuclear safeguards and arms control use tamper-indicating enclosures.
Peer-reviewed prototypes detect probing through capacitive covers, radio waves inside server cases, or on-chip impedance sensing. As of September 2026 none has been built or evaluated for AI verifier hardware, and the MIRI system overview lists retrofittable, mass-manufacturable enclosures for side-channel defence as an open problem. The main obstacles are scale, batteries and inspection burden.
The largest known weakness is that seals are often defeated with simple methods: a 1996 Los Alamos study defeated all 94 seals it examined. Any enclosure is only as good as its inspection protocol.
Peer-reviewed tamper-detection results exist under stated adversaries, one in a running server, but no enclosure has been built or evaluated for AI verifier devices. The running-server tests are representative in hardware, satisfying R2, while an integrated AI verifier enclosure remains unbuilt 5 12.
Assessed use: detecting probing of proposed verifier hardware, using server and electronics prototypes as evidence
On this page
How it works
Verification hardware placed in a facility run by the party being checked needs protection against physical interference 12. The MIRI system overview relies on monitoring of the facility and on occasional random inspections of analog components and anti-tamper seals 12. Obermaier and Immler review enclosures from battery-backed monitoring to designs based on physical unclonable functions (PUFs) 3. Published approaches fall into four groups:
- Tamper-respondent modules. The IBM 4765 coprocessor uses a "protective, tamper-respondent matrix to monitor for intrusion and adverse physical conditions" 1. On a hard tamper, it actively erases its core secrets within microseconds 1.
- Batteryless tamper-resistant covers. Immler et al. wrap the protected system in a flexible circuit-board cover with a fine electrode mesh 4. A key is derived from the mesh's capacitances, which act as a PUF, and decrypts the system's sensitive data only if the cover is intact 4.
- System-level sensing. Anti-Tamper Radio monitors how radio waves propagate inside a metal case, so inserted objects change the measured response 5. ImpedanceVerif uses on-chip network analyzers on FPGAs to detect changes in a board's power distribution network, "without any modifications to the system" 8.
- Tamper-indicating enclosures. In safeguards and arms control, these leave physical evidence of attack 9. They cover the case where an adversary bypasses a sealed opening, for example by drilling through a side 9.
In AI proposals, flexHEG pairs a guarantee processor with "a secure enclosure providing physical tamper protection" 14; see Hardware-enabled guarantees (flexHEG) and guarantee processors. The AI 2040 plan lists tamper-evident enclosures among physical security measures 13. The MIRI overview notes that standards exist for secure facilities (SCIFs) 12. What is less established, it says, is "what defenses can be retrofitted at a massive scale to prevent bypassing of network taps" 12.
AI Security Forum's sealed-cluster proposal seeks to avoid maintenance access through redundant components, overprovisioning and conservative operating settings 17. Its retrofit sketch proposes sensors and a controller that would shut down a server tray after detecting tampering 16.
The Oxford Martin AI Governance Initiative's report sketches verifying hardware inside a sealed shipping container for use as a mobile data centre, then maintaining digital contact intended to conceal its location 15. Location leakage and the security of hardware roots of trust remain unresolved in this speculative proposal 15.
What it establishes
Enclosures can show that a device was physically accessed 9, or can make a breach destroy the keys or data an attacker wants 1 4. They protect the integrity of other mechanisms, such as taps (Network taps and certifiers) and bandwidth shapers (Bandwidth limits and compartmentalization), rather than proving a claim on their own 12. Johnston argues that "a seal is no better than the protocols for using it" 11.
Threat model
- Cover. Immler et al. "assume penetrations to be at least 300µm in diameter" 4. They deem cover removal impractical and do not assess chemical solvents 4.
- Radio sensing. Anti-Tamper Radio defines success for the attacker as inserting a needle into a sensitive region without detection 5.
- AI facilities. The host controls the facility, so the MIRI system overview combines enclosures with continuous monitoring and random inspection 12.
Implementations
AI 2040 inference-only verification stack
A proposed retrofit that splits data centres into isolated inference units, copies front-end traffic and re-runs random samples to confirm only declared inference runs.
Proposed for showing that retrofitted data centres run only inference